

## Appendix B Device Specifications

- **8086 Family**
- 8085 Peripherals\*
- Standard Peripherals\*\*
- RAM Memories\*\*\*
- EPROM Memories\*\*\*
- Development Tools

\*For complete specifications refer to the Intel MCS-85 User's Manual.  
\*\*For complete specifications refer to the Intel Peripheral Design Handbook.  
\*\*\*For complete specifications refer to the 1979 Intel Component Data Catalog.





**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

## 8086/8086-2/8086-4 16-BIT HMOS MICROPROCESSOR

- Direct Addressing Capability to 1 MByte of Memory
  - Assembly Language Compatible with 8080/8085
  - 14 Word, By 16-Bit Register Set with Symmetrical Operations
  - 24 Operand Addressing Modes
- Bit, Byte, Word, and Block Operations
  - 8-and 16-Bit Signed and Unsigned Arithmetic in Binary or Decimal Including Multiply and Divide
  - 5 MHz Clock Rate (8 MHz for 8086-2) (4 MHz for 8086-4)
  - MULTIBUS™ System Compatible Interface

The Intel® 8086 is a new generation, high performance microprocessor implemented in N-channel, depletion load, silicon gate technology (HMOS), and packaged in a 40-pin CerDIP package. The processor has attributes of both 8- and 16-bit microprocessors. It addresses memory as a sequence of 8-bit bytes, but has a 16-bit wide physical path to memory for high performance.





Figure 1. 8086 CPU Functional Block Diagram



40 LEAD

Figure 2. 8086 Pin Diagram

## FUNCTIONAL DESCRIPTION

### GENERAL OPERATION

The internal functions of the 8086 processor are partitioned logically into two processing units. The first is the Bus Interface Unit (BIU) and the second is the Execution Unit (EU) as shown in the block diagram of Figure 1.

These units can interact directly but for the most part perform as separate asynchronous operational processors. The bus interface unit provides the functions related to instruction fetching and queuing, operand fetch and store, and address relocation. This unit also provides the basic bus control. The overlap of instruction pre-fetching provided by this unit serves to increase processor performance through improved bus bandwidth utilization. Up to 6 bytes of the instruction stream can be queued while waiting for decoding and execution.

The instruction stream queuing mechanism allows the BIU to keep the memory utilized very efficiently. Whenever there is space for at least 2 bytes in the queue, the BIU will attempt a word fetch memory cycle. This greatly reduces "dead time" on the memory bus. The queue acts as a First-In-First-Out (FIFO) buffer, from which the EU extracts instruction bytes as required. If the queue is empty (following a branch instruction, for example), the first byte into the queue immediately becomes available to the EU.

The execution unit receives pre-fetched instructions from the BIU queue and provides un-relocated operand addresses to the BIU. Memory operands are passed through the BIU for processing by the EU, which passes results to the BIU for storage. See the Instruction Set description for further register set and architectural descriptions.

### MEMORY ORGANIZATION

The processor provides a 20-bit address to memory which locates the byte being referenced. The memory is logically organized as a linear array of 1 million bytes, addressed as 00000(H) to FFFFF(H). The memory can be further logically divided into code, data, alternate data, and stack segments of up to 64K bytes each, with each segment falling on 16-byte boundaries. (See Figure 3a.)

Word (16-bit) operands can be located on even or odd address boundaries and are thus not constrained to even boundaries as is the case in many 16-bit computers. For address and data operands, the least significant byte of the word is stored in the lower valued address location and the most significant byte in the next higher address location. The BIU automatically performs the proper number of memory accesses, one if it is on an even byte boundary and two if it is on an odd byte boundary. Except for the performance penalty, this double access is transparent to the software. This performance penalty does not occur for instruction fetches, only word operands.

Physically, the memory is organized as a high bank (D<sub>15</sub>-D<sub>0</sub>) and a low bank (D<sub>7</sub>-D<sub>0</sub>) of 512K 8-bit bytes addressed in parallel by the processor's address lines

A<sub>19</sub>-A<sub>1</sub>. Byte data with even addresses is transferred on the D<sub>7</sub>-D<sub>0</sub> bus lines while odd addressed byte data (A<sub>0</sub> HIGH) is transferred on the D<sub>15</sub>-D<sub>8</sub> bus lines. The processor provides two enable signals, BHE and A<sub>0</sub>, to selectively allow reading from or writing into either an odd byte location, even byte location, or both. The instruction stream is fetched from memory as words and is addressed internally by the processor to the byte level as necessary.




Figure 3a. Memory Organization

In referencing word data the BIU requires one or two memory cycles depending on whether or not the starting byte of the word is on an even or odd address, respectively. Consequently, in referencing word operands performance can be optimized by locating data on even address boundaries. This is an especially useful technique for using the stack, since odd address references to the stack may adversely affect the context switching time for interrupt processing or task multiplexing.

Certain locations in memory are reserved for specific CPU operations (see Figure 3b.) Locations from address FFFF0H through FFFFFH are reserved for operations including a jump to the initial program loading routine. Following RESET, the CPU will always begin execution at location FFFF0H where the jump must be. Locations 00000H through 003FFH are reserved for interrupt operations. Each of the 256 possible interrupt types has its service routine pointed to by a 4-byte pointer element consisting of a 16-bit segment address and a 16-bit offset address. The pointer elements are assumed to have been stored at the respective places in reserved memory prior to occurrence of interrupts.

PRELIMINARY




Figure 3b. Reserved Memory Locations

### MINIMUM AND MAXIMUM MODES

The requirements for supporting minimum and maximum 8086 systems are sufficiently different that they cannot be done efficiently with 40 uniquely defined pins. Consequently, the 8086 is equipped with a strap pin (MN/MX) which defines the system configuration. The definition of a certain subset of the pins changes dependent on the condition of the strap pin. When MN/MX is strapped to GND, the 8086 treats pins 24 through 31 in maximum mode. An 8288 bus controller interprets status information coded into  $\overline{S}_0, \overline{S}_1, \overline{S}_2$  to generate bus timing and control signals compatible with the MULTIBUS™ architecture. When the MN/MX pin is strapped to V<sub>CC</sub>, the 8086 generates bus control signals itself on pins 24 through 31, as shown in parentheses in Figure 2. Examples of minimum mode and maximum mode systems are shown in Figure 4.




Figure 4a. Minimum Mode 8086 Typical System Configuration

**PRELIMINARY**  
 Notice: This is not a final specification. Some  
 parametric limits are subject to change.




Figure 4b. Maximum Mode 8086 Typical System Configuration

## BUS OPERATION

The 8086 has a combined address and data bus commonly referred to as a time multiplexed bus. This technique provides the most efficient use of pins on the processor while permitting the use of a standard 40-lead package. This "local bus" can be buffered directly and used throughout the system with address latching provided on memory and I/O modules. In addition, the bus can also be demultiplexed at the processor with a single set of address latches if a standard non-multiplexed bus is desired for the system.

Each processor bus cycle consists of at least four CLK cycles. These are referred to as  $T_1$ ,  $T_2$ ,  $T_3$  and  $T_4$  (see Figure 5). The address is emitted from the processor during  $T_1$  and data transfer occurs on the bus during  $T_3$  and  $T_4$ .  $T_2$  is used primarily for changing the direction of the bus during read operations. In the event that a "NOT READY" indication is given by the addressed device, "Wait" states ( $T_W$ ) are inserted between  $T_3$  and  $T_4$ . Each inserted "Wait" state is of the same duration as a CLK cycle. Periods can occur between 8086 bus cycles. These are referred to as "Idle" states ( $T_I$ ) or inactive CLK cycles. The processor uses these cycles for internal housekeeping.

During  $T_1$  of any bus cycle the ALE (Address Latch Enable) signal is emitted (by either the processor or the 8288 bus controller, depending on the  $MN/\overline{MX}$  strap). At the trailing edge of this pulse, a valid address and certain status information for the cycle may be latched.


Status bits  $\overline{S}_0$ ,  $\overline{S}_1$ , and  $\overline{S}_2$  are used, in maximum mode, by the bus controller to identify the type of bus transaction according to the following table:

$\overline{S}_2$	$\overline{S}_1$	$\overline{S}_0$	
0 (LOW)	0	0	Interrupt Acknowledge
0	0	1	Read I/O
0	1	0	Write I/O
0	1	1	Halt
1 (HIGH)	0	0	Instruction Fetch
1	0	1	Read Data from Memory
1	1	0	Write Data to Memory
1	1	1	Passive (no bus cycle)

Status bits  $S_3$  through  $S_7$  are multiplexed with high-order address bits and the  $\overline{BHE}$  signal, and are therefore valid during  $T_2$  through  $T_4$ .  $S_3$  and  $S_4$  indicate which segment register (see Instruction Set description) was used for this bus cycle in forming the address, according to the following table:

$S_4$	$S_3$	
0 (LOW)	0	Alternate Data (extra segment)
0	1	Stack
1 (HIGH)	0	Code or None
1	1	Data

$S_5$  is a reflection of the PSW interrupt enable bit.  $S_6 = 0$  and  $S_7$  is a spare status bit.



**Figure 5. Basic System Timing**

## I/O ADDRESSING

In the 8086, I/O operations can address up to a maximum of 64K I/O byte registers or 32K I/O word registers. The I/O address appears in the same format as the memory address on bus lines  $A_{15}-A_0$ . The address lines  $A_{19}-A_{16}$  are zero in I/O operations. The variable I/O instructions which use register DX as a pointer have full address capability while the direct I/O instructions directly address one or two of the 256 I/O byte locations in page 0 of the I/O address space.

I/O ports are addressed in the same manner as memory locations. Even addressed bytes are transferred on the

$D_7-D_0$  bus lines and odd addressed bytes on  $D_{15}-D_8$ . Care must be taken to assure that each register within an 8-bit peripheral located on the lower portion of the bus be addressed as even.

## EXTERNAL INTERFACE

### PROCESSOR RESET AND INITIALIZATION

Processor initialization or start up is accomplished with activation (HIGH) of the RESET pin. The 8086 RESET is required to be HIGH for greater than 4 CLK cycles. The

8086 will terminate operations on the high-going edge of RESET and will remain dormant as long as RESET is HIGH. The low-going transition of RESET triggers an internal reset sequence for approximately 10 CLK cycles. After this interval the 8086 operates normally beginning with the instruction in absolute location FFFF0H (see Figure 3b). The details of this operation are specified in the Instruction Set description of the MCS-86 Users' Manual. The RESET input is internally synchronized to the processor clock. At initialization the HIGH-to-LOW transition of RESET must occur no sooner than 50  $\mu$ s after power-up, to allow complete initialization of the 8086.

If INTR is asserted sooner than 9 CLK cycles after the end of RESET, the processor may execute one instruction before responding to the interrupt. NMI may not be asserted prior to the 2nd CLK cycle following the end of RESET.

### INTERRUPT OPERATIONS

Interrupt operations fall into two classes; software or hardware initiated. The software initiated interrupts and software aspects of hardware interrupts are specified in the Instruction Set description. Hardware interrupts can be classified as non-maskable or maskable.

Interrupts result in a transfer of control to a new program location. A 256-element table containing address pointers to the interrupt service program locations resides in absolute locations 0 through 3FFH (see Figure 3b), which are reserved for this purpose. Each element in the table is 4 bytes in size and corresponds to an interrupt "type". An interrupting device supplies an 8-bit type number, during the interrupt acknowledge sequence, which is used to "vector" through the appropriate element to the new interrupt service program location.

### NON-MASKABLE INTERRUPT (NMI)

The processor provides a single non-maskable interrupt pin (NMI) which has higher priority than the maskable interrupt request pin (INTR). A typical use would be to activate a power failure routine. The NMI is edge-triggered on a LOW-to-HIGH transition. The activation of this pin causes a type 2 interrupt. (See Instruction Set description.)

NMI is required to have a duration in the HIGH state of greater than two CLK cycles, but is not required to be synchronized to the clock. Any high-going transition of NMI is latched on-chip and will be serviced at the end of the current instruction or between whole moves of a block-type instruction. Worst case response to NMI would be for multiply, divide, and variable shift instructions. There is no specification on the occurrence of the low-going edge; it may occur before, during, or after the servicing of NMI. Another high-going edge triggers another response if it occurs after the start of the NMI procedure. The signal must be free of logical spikes in general and be free of bounces on the low-going edge to avoid triggering extraneous responses.

### MASKABLE INTERRUPT (INTR)

The 8086 provides a single interrupt request input (INTR) which can be masked internally by software with the resetting of the interrupt enable FLAG status bit. The interrupt request signal is level triggered. It is internally synchronized during each clock cycle on the high-going edge of CLK. To be responded to, INTR must be present (HIGH) during the clock period preceding the end of the current instruction or the end of a whole move for a block-type instruction. During the interrupt response sequence further interrupts are disabled. The enable bit is reset as part of the response to any interrupt (INTR, NMI, software interrupt or single-step), although the




Figure 6. Interrupt Acknowledge Sequence

FLAGS register which is automatically pushed onto the stack reflects the state of the processor prior to the interrupt. Until the old FLAGS register is restored the enable bit will be zero unless specifically set by an instruction.

During the response sequence (figure 6) the processor executes two successive (back-to-back) interrupt acknowledge cycles. The 8086 emits the LOCK signal from  $T_2$  of the first bus cycle until  $T_2$  of the second. A local bus "hold" request will not be honored until the end of the second bus cycle. In the second bus cycle a byte is fetched from the external interrupt system (e.g., 8259A PIC) which identifies the source (type) of the interrupt. This byte is multiplied by four and used as a pointer into the interrupt vector lookup table. An INTR signal left HIGH will be continually responded to within the limitations of the enable bit and sample period. The INTERRUPT RETURN instruction includes a FLAGS pop which returns the status of the original interrupt enable bit when it restores the FLAGS.

### HALT

When a software "HALT" instruction is executed the processor indicates that it is entering the "HALT" state in one of two ways depending upon which mode is strapped. In minimum mode, the processor issues one ALE with no qualifying bus control signals. In Maximum Mode, the processor issues appropriate HALT status on  $S_2S_1S_0$  and the 8288 bus controller issues one ALE. The 8086 will not leave the "HALT" state when a local bus "hold" is entered while in "HALT". In this case, the processor reissues the HALT indicator. An interrupt request or RESET will force the 8086 out of the "HALT" state.

### READ/MODIFY/WRITE (SEMAPHORE) OPERATIONS VIA LOCK

The LOCK status information is provided by the processor when directly consecutive bus cycles are required during the execution of an instruction. This provides the processor with the capability of performing read/modify/write operations on memory (via the Exchange Register With Memory instruction, for example) without the possibility of another system bus master receiving intervening memory cycles. This is useful in multiprocessor system configurations to accomplish "test and set lock" operations. The LOCK signal is activated (forced LOW) in the clock cycle following the one in which the software "LOCK" prefix instruction is decoded by the EU. It is deactivated at the end of the last bus cycle of the instruction following the "LOCK" prefix instruction. While LOCK is active all interrupts are masked and a request on a RQ/GT pin will be recorded and then honored at the end of the LOCK.

### EXTERNAL SYNCHRONIZATION VIA TEST

As an alternative to the interrupts and general I/O capabilities, the 8086 provides a single software-testable input known as the TEST signal. At any time the program may execute a WAIT instruction. If at that time the TEST signal is inactive (HIGH), program execution becomes suspended while the processor waits for TEST

to become active. It must remain active for at least 5 CLK cycles. The WAIT instruction is re-executed repeatedly until that time. This activity does not consume bus cycles. The processor remains in an idle state while waiting. All 8086 drivers go to 3-state OFF if bus "Hold" is entered. If interrupts are enabled, they may occur while the processor is waiting. When this occurs the processor fetches the WAIT instruction one extra time, processes the interrupt, and then re-fetches and re-executes the WAIT instruction upon returning from the interrupt.

### 8086 COMPARED WITH 8080/8085

While the 8086 has new instruction coding patterns to allow for the greatly expanded capabilities, all functions of the 8080/8085 may be performed by the 8086 with identical program semantics to their 8080/8085 versions. For every 8080/8085 instruction there is a corresponding 8086 instruction (or, in rare cases, a short sequence of instructions). Virtually all 8086 data manipulation instructions may be specified to operate on either the full set of 16-bit registers or on an 8-bit subset of them which corresponds to the 8080 register set. This relationship is shown in Figure 7 where the shaded registers (names in parentheses) represent the 8080 register set.

### BASIC SYSTEM TIMING

Typical system configurations for the processor operating in minimum mode and in maximum mode are shown in Figures 4a and 4b, respectively. In minimum mode, the MN/MX pin is strapped to  $V_{CC}$  and the processor emits bus control signals in a manner similar to the 8085. In maximum mode, the MN/MX pin is strapped to  $V_{SS}$  and the processor emits coded status information which the 8288 bus controller uses to generate MULTIBUS compatible bus control signals. Figure 5 illustrates the signal timing relationships.




Figure 7. 8086 Register Model; (8080 Registers Shaded)

## SYSTEM TIMING — MINIMUM SYSTEM

The read cycle begins in  $T_1$  with the assertion of the Address Latch Enable (ALE) signal. The trailing (low-going) edge of this signal is used to latch the address information, which is valid on the local bus at this time, into the 8282/8283 latch. The  $\overline{BHE}$  and  $A_0$  signals address the low, high, or both bytes. From  $T_1$  to  $T_4$  the  $\overline{M/\overline{IO}}$  signal indicates a memory or I/O operation. At  $T_2$  the address is removed from the local bus and the bus goes to a high impedance state. The read control signal is also asserted at  $T_2$ . The read ( $\overline{RD}$ ) signal causes the addressed device to enable its data bus drivers to the local bus. Some time later valid data will be available on the bus and the addressed device will drive the READY line HIGH. When the processor returns the read signal to a HIGH level, the addressed device will again 3-state its bus drivers. If a transceiver (8286/8287) is required to buffer the 8086 local bus, signals  $\overline{DT/\overline{R}}$  and  $\overline{DEN}$  are provided by the 8086.

A write cycle also begins with the assertion of ALE and the emission of the address. The  $\overline{M/\overline{IO}}$  signal is again asserted to indicate a memory or I/O write operation. In the  $T_2$  immediately following the address emission the processor emits the data to be written into the addressed location. This data remains valid until the middle of  $T_4$ . During  $T_2$ ,  $T_3$ , and  $T_W$  the processor asserts the write control signal. The write ( $\overline{WR}$ ) signal becomes active at the beginning of  $T_2$  as opposed to the read which is delayed somewhat into  $T_2$  to provide time for the bus to float.

The  $\overline{BHE}$  and  $A_0$  signals are used to select the proper byte(s) of the memory/I/O word to be read or written according to the following table:

$\overline{BHE}$	$A_0$	
0	0	Whole word
0	1	Upper byte from/ to odd address
1	0	Lower byte from/ to even address
1	1	None

I/O ports are addressed in the same manner as memory location. Even addressed bytes are transferred on the  $D_7$ - $D_0$  bus lines and odd addressed bytes on  $D_{15}$ - $D_8$ .

The basic difference between the interrupt acknowledge cycle and a read cycle is that the interrupt acknowledge signal (INTA) is asserted in place of the read ( $\overline{RD}$ ) signal and the address bus is floated. (See Figure 6.) In the second of two successive INTA cycles, a byte of information is read from bus lines  $D_7$ - $D_0$  as supplied by the interrupt system logic (i.e., 8259A Priority Interrupt Controller). This byte identifies the source (type) of the interrupt. It is multiplied by four and used as a pointer into an interrupt vector lookup table, as described earlier.

## BUS TIMING — MEDIUM COMPLEXITY SYSTEMS

For medium complexity systems the  $\overline{MN/\overline{MX}}$  pin is connected to  $V_{SS}$  and the 8288 Bus Controller is added to the system as well as an 8282/8283 latch for latching the system address, and a 8286/8287 transceiver to allow for bus loading greater than the 8086 is capable of handling. Signals ALE, DEN, and  $\overline{DT/\overline{R}}$  are generated by the 8288 instead of the processor in this configuration although their timing remains relatively the same. The 8086 status outputs ( $\overline{S_2}$ ,  $\overline{S_1}$ , and  $\overline{S_0}$ ) provide type-of-cycle information and become 8288 inputs. This bus cycle information specifies read (code, data, or I/O), write (data or I/O), interrupt acknowledge, or software halt. The 8288 thus issues control signals specifying memory read or write, I/O read or write, or interrupt acknowledge. The 8288 provides two types of write strobes, normal and advanced, to be applied as required. The normal write strobes have data valid at the leading edge of write. The advanced write strobes have the same timing as read strobes, and hence data isn't valid at the leading edge of write. The 8286/8287 transceiver receives the usual T and OE Inputs from the 8288's  $\overline{DT/\overline{R}}$  and DEN.

The pointer into the interrupt vector table, which is passed during the second INTA cycle, can derive from an 8259A located on either the local bus or the system bus. If the master 8259A Priority Interrupt Controller is positioned on the local bus, a TTL gate is required to disable the 8286/8287 transceiver when reading from the master 8259A during the interrupt acknowledge sequence and software "poll".

## 8086 FUNCTIONAL PIN DEFINITION

The following pin function descriptions are for 8086 systems in either minimum or maximum mode. The "Local Bus" in these descriptions is the direct multiplexed bus interface connection to the 8086 (without regard to additional bus buffers).

### AD<sub>15</sub>-AD<sub>0</sub> (INPUT/OUTPUT 3-STATE)

These lines constitute the time multiplexed memory/I/O address (T<sub>1</sub>) and data (T<sub>2</sub>, T<sub>3</sub>, T<sub>W</sub>, T<sub>4</sub>) bus. A<sub>0</sub> is analogous to  $\overline{\text{BHE}}$  for the lower byte of the data bus, pins D<sub>7</sub>-D<sub>0</sub>. It is LOW during T<sub>1</sub> when a byte is to be transferred on the lower portion of the bus in memory or I/O operations. Eight-bit oriented devices tied to the lower half would normally use A<sub>0</sub> to condition chip select functions. (See table on page 8.) These lines are active HIGH and float to 3-state OFF during interrupt acknowledge and local bus "hold acknowledge".

### A<sub>19</sub>/S<sub>6</sub>, A<sub>18</sub>/S<sub>5</sub>, A<sub>17</sub>/S<sub>4</sub>, A<sub>16</sub>/S<sub>3</sub> (OUTPUT 3-STATE)

During T<sub>1</sub> these are the four most significant address lines for memory operations. During I/O operations these lines are LOW. During memory and I/O operations, status information is available on these lines during T<sub>2</sub>, T<sub>3</sub>, T<sub>W</sub>, and T<sub>4</sub>. The status of the interrupt enable FLAG bit (S<sub>5</sub>) is updated at the beginning of each CLK cycle. A<sub>17</sub>/S<sub>4</sub> and A<sub>16</sub>/S<sub>3</sub> are encoded as follows:

A <sub>17</sub> /S <sub>4</sub>	A <sub>16</sub> /S <sub>3</sub>	
0 (LOW)	0	Alternate Data
0	1	Stack
1 (HIGH)	0	Code or None
1	1	Data

S<sub>6</sub> is 0 (LOW)

This information indicates which relocation register is presently being used for data accessing.

These lines float to 3-state OFF during local bus "hold acknowledge".

### $\overline{\text{BHE}}$ /S<sub>7</sub> (OUTPUT 3-STATE)

During T<sub>1</sub> the bus high enable signal ( $\overline{\text{BHE}}$ ) should be used to enable data onto the most significant half of the data bus, pins D<sub>15</sub>-D<sub>8</sub>. Eight-bit oriented devices tied to the upper half of the bus would normally use  $\overline{\text{BHE}}$  to condition chip select functions.  $\overline{\text{BHE}}$  is LOW during T<sub>1</sub> for read, write, and interrupt acknowledge cycles when a byte is to be transferred on the high portion of the bus. (See table on page 8.) The S<sub>7</sub> status information is available during T<sub>2</sub>, T<sub>3</sub>, and T<sub>4</sub>. The signal is active LOW, and floats to 3-state OFF in "hold". It is LOW during T<sub>1</sub> for the first interrupt acknowledge cycle.

### $\overline{\text{RD}}$ (OUTPUT 3-STATE)

Read strobe indicates that the processor is performing a memory or I/O read cycle, depending on the state of the S<sub>2</sub> pin. This signal is used to read devices which reside

on the 8086 local bus.  $\overline{\text{RD}}$  is active LOW during T<sub>2</sub>, T<sub>3</sub> and T<sub>W</sub> of any read cycle, and is guaranteed to remain HIGH in T<sub>2</sub> until the 8086 local bus has floated.

This signal floats to 3-state OFF in "hold acknowledge".

### READY (INPUT)

READY is the acknowledgement from the addressed memory or I/O device that it will complete the data transfer. The RDY signal from memory/I/O is synchronized by the 8284 Clock Generator to form READY. This signal is active HIGH.

### INTR (INPUT)

Interrupt request is a level triggered input which is sampled during the last clock cycle of each instruction to determine if the processor should enter into an interrupt acknowledge operation. A subroutine is vectored to via an interrupt vector lookup table located in system memory. It can be internally masked by software resetting the interrupt enable bit. INTR is internally synchronized. This signal is active HIGH.

### $\overline{\text{TEST}}$ (INPUT)

The  $\overline{\text{TEST}}$  input is examined by the "Wait" instruction. If the  $\overline{\text{TEST}}$  input is LOW execution continues, otherwise the processor waits in an "Idle" state. This input is synchronized internally during each clock cycle on the leading edge of CLK.

### NMI (INPUT)

Non-maskable interrupt is an edge triggered input which causes a type 2 interrupt. A subroutine is vectored to via an interrupt vector lookup table located in system memory. NMI is not maskable internally by software. A transition from a LOW to HIGH initiates the interrupt at the end of the current instruction. This input is internally synchronized.

### RESET (INPUT)

RESET causes the processor to immediately terminate its present activity. The signal must be active HIGH for at least four clock cycles. It restarts execution, as described in the Instruction Set description, when RESET returns LOW. RESET is internally synchronized.

### CLK (INPUT)

The clock provides the basic timing for the processor and bus controller. It is asymmetric with a 33% duty cycle to provide optimized internal timing.

### V<sub>cc</sub>

V<sub>cc</sub> is the +5V ± 10% (± 5% on 8086-2, 8086-4) power supply pin.

### GND

GND are the ground pins

PRELIMINARY  
Notice: This document contains preliminary information. Some parts may be subject to change without notice.

The following pin function descriptions are for the 8086/8288 system in maximum mode (i.e.,  $\overline{MN}/\overline{MX} = V_{SS}$ ). Only the pin functions which are unique to maximum mode are described; all other pin functions are as described above.

### $\overline{S}_2$ , $\overline{S}_1$ , $\overline{S}_0$ (OUTPUT 3-STATE)

These status lines are encoded as follows:

$\overline{S}_2$	$\overline{S}_1$	$\overline{S}_0$	
0 (LOW)	0	0	Interrupt Acknowledge
0	0	1	Read I/O Port
0	1	0	Write I/O Port
0	1	1	Halt
1 (HIGH)	0	0	Code Access
1	0	1	Read Memory
1	1	0	Write Memory
1	1	1	Passive

Status is active during  $T_4$ ,  $T_1$ , and  $T_2$  and is returned to the passive state (1,1,1) during  $T_3$  or during  $T_W$  when READY is HIGH. This status is used by the 8288 Bus Controller to generate all memory and I/O access control signals. Any change by  $\overline{S}_2$ ,  $\overline{S}_1$ , or  $\overline{S}_0$  during  $T_4$  is used to indicate the beginning of a bus cycle, and the return to the passive state in  $T_3$  or  $T_W$  is used to indicate the end of a bus cycle.

These signals float to 3-state OFF in "hold acknowledge".

### $\overline{RQ}/\overline{GT}_0$ , $\overline{RQ}/\overline{GT}_1$ (INPUT/OUTPUT)

The request/grant pins are used by other local bus masters to force the processor to release the local bus at the end of the processor's current bus cycle. Each pin is bidirectional with  $\overline{RQ}/\overline{GT}_0$  having higher priority than  $\overline{RQ}/\overline{GT}_1$ .  $\overline{RQ}/\overline{GT}_1$  has an internal pull-up resistor so may be left unconnected. The request/grant sequence is as follows (see Figure 14):

1. A pulse of 1 CLK wide from another local bus master indicates a local bus request ("hold") to the 8086 (pulse 1).

2. During the CPU's next  $T_4$  or  $T_1$ , a pulse 1 CLK wide from the 8086 to the requesting master (pulse 2), indicates that the 8086 has allowed the local bus to float and that it will enter the "hold acknowledge" state at the next CLK. The CPU's bus interface unit is disconnected logically from the local bus during "hold acknowledge".

3. A pulse 1 CLK wide from the requesting master indicates to the 8086 (pulse 3) that the "hold" request is about to end and that the 8086 can reclaim the local bus at the next CLK.

Each master-master exchange of the local bus is a sequence of 3 pulses. There must be one dead CLK cycle after each bus exchange. Pulses are active LOW.

### $\overline{LOCK}$ (OUTPUT 3-STATE)

The  $\overline{LOCK}$  output indicates that other system bus masters are not to gain control of the system bus while  $\overline{LOCK}$  is active LOW. The  $\overline{LOCK}$  signal is activated by the "LOCK" prefix instruction and remains active until the completion of the next instruction. This signal is active LOW, and floats to 3-state OFF in "hold acknowledge".

### $QS_1$ , $QS_0$ (OUTPUT)

$QS_1$  and  $QS_0$  provide status to allow external tracking of the internal 8086 instruction queue.

$QS_1$	$QS_0$	
0 (LOW)	0	No Operation
0	1	First Byte of Op Code from Queue
1 (HIGH)	0	Empty the Queue
1	1	Subsequent Byte from Queue

The queue status is valid during the CLK cycle after which the queue operation is performed.

**PRELIMINARY**  
 Notice: This is not a final document. Some parametric information may be subject to change without notice.

The following pin function descriptions are for the 8086 minimum mode (i.e.,  $\overline{MN}/\overline{MX} = V_{CC}$ ). Only the pin functions which are unique to minimum mode are described; all other pin functions are as described above.

#### $\overline{M}/\overline{IO}$ (OUTPUT 3-STATE)

This status line is logically equivalent to  $S_2$  in the maximum mode. It is used to distinguish a memory access from an I/O access.  $\overline{M}/\overline{IO}$  becomes valid in the  $T_4$  preceding a bus cycle and remains valid until the final  $T_4$  of the cycle ( $M = \text{HIGH}$ ,  $IO = \text{LOW}$ ).  $\overline{M}/\overline{IO}$  floats to 3-state OFF in local bus "hold acknowledge".

#### $\overline{WR}$ (OUTPUT 3-STATE)

Write strobe indicates that the processor is performing a write memory or write I/O cycle, depending on the state of the  $\overline{M}/\overline{IO}$  signal.  $\overline{WR}$  is active for  $T_2$ ,  $T_3$  and  $T_W$  of any write cycle. It is active LOW, and floats to 3-state OFF in local bus "hold acknowledge".

#### $\overline{INTA}$ (OUTPUT)

$\overline{INTA}$  is used as a read strobe for interrupt acknowledge cycles. It is active LOW during  $T_2$ ,  $T_3$  and  $T_W$  of each interrupt acknowledge cycle.  $\overline{INTA}$  floats to 3-state OFF in "hold acknowledge".

#### ALE (OUTPUT)

Address latch enable is provided by the processor to latch the address into the 8282/8283 address latch. It is a HIGH pulse active during  $T_1$  of any bus cycle. Note that ALE is never floated.

#### $\overline{DT}/\overline{R}$ (OUTPUT 3-STATE)

Data transmit/receive is needed in minimum systems that desire to use an 8286/8287 data bus transceiver. It is used to control the direction of data flow through the transceiver. Logically  $\overline{DT}/\overline{R}$  is equivalent to  $S_1$  in the maximum mode, and its timing is the same as for  $\overline{M}/\overline{IO}$ . ( $T = \text{HIGH}$ ,  $R = \text{LOW}$ .) This signal floats to 3-state OFF in local bus "hold acknowledge".

#### $\overline{DEN}$ (OUTPUT 3-STATE)

Data enable is provided as an output enable for the 8286/8287 in a minimum system which uses the transceiver.  $\overline{DEN}$  is active LOW during each memory and I/O access and for  $\overline{INTA}$  cycles. For a read or  $\overline{INTA}$  cycle it is active from the middle of  $T_2$  until the middle of  $T_4$ , while for a write cycle it is active from the beginning of  $T_2$  until the middle of  $T_4$ .  $\overline{DEN}$  floats to 3-state OFF in local bus "hold acknowledge".

#### HOLD (INPUT), HLDA (OUTPUT)

HOLD indicates that another master is requesting a local bus "hold". To be acknowledged, HOLD must be active HIGH. The processor receiving the "hold" request will issue HLDA (HIGH) as an acknowledgement in the middle of  $T_4$  or  $T_1$ . Simultaneous with the issuance of HLDA the processor will float the local bus and control lines. After HOLD is detected as being LOW, the processor will LOWER HLDA, and when the processor needs to run another cycle, it will again drive the local bus and control lines. (See Figure 15.)

HOLD is not an asynchronous input. External synchronization should be provided if the system cannot otherwise guarantee the setup time.

**ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature Under Bias . . . . . 0°C to 70°C  
 Storage Temperature . . . . . - 65°C to + 150°C  
 Voltage on Any Pin with  
 Respect to Ground . . . . . - 1.0 to + 7V  
 Power Dissipation . . . . . 2.5 Watt

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**D.C. CHARACTERISTICS**

8086:  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$

8086-2/8086-4:  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 5\%$

Symbol	Parameter	Min.	Max.	Units	Test Conditions
$V_{IL}$	Input Low Voltage	- 0.5	+ 0.8	V	
$V_{IH}$	Input High Voltage	2.0	$V_{CC} + 0.5$	V	
$V_{OL}$	Output Low Voltage		0.45	V	$I_{OL} = 2.0\text{ mA}$
$V_{OH}$	Output High Voltage	2.4		V	$I_{OH} = - 400\ \mu\text{A}$
$I_{CC}$	Power Supply Current 8086/8086-4 8086-2		340 350	mA mA	$T_A = 25^\circ\text{C}$
$I_{LI}$	Input Leakage Current		$\pm 10$	$\mu\text{A}$	$0\text{V} < V_{IN} < V_{CC}$
$I_{LO}$	Output Leakage Current		$\pm 10$	$\mu\text{A}$	$0.45\text{V} \leq V_{OUT} \leq V_{CC}$
$V_{CL}$	Clock Input Low Voltage	- 0.5	+ 0.6	V	
$V_{CH}$	Clock Input High Voltage	3.9	$V_{CC} + 1.0$	V	
$C_{IN}$	Capacitance of Input Buffer (All input except $AD_0 - AD_{15}$ , $\overline{RQ}/\overline{GT}$ )		10	pF	$f_c = 1\text{ MHz}$
$C_{IO}$	Capacitance of I/O Buffer ( $AD_0 - AD_{15}$ , $\overline{RQ}/\overline{GT}$ )		20	pF	$f_c = 1\text{ MHz}$

## A.C. CHARACTERISTICS

**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

8086:  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$ 8086-2/8086-4:  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 5\%$ 8086 MINIMUM COMPLEXITY SYSTEM (Figures 8, 9, 12, 15)  
TIMING REQUIREMENTS

Symbol	Parameter	8086/8086-4		8086-2		Units	Test Conditions
		Min.	Max.	Min.	Max.		
TCLCL	CLK Cycle Period — 8086 — 8086-4	200 250	500 500	125	500	ns	
TCLCH	CLK Low Time	$(\frac{2}{3} \text{TCLCL}) - 15$		$(\frac{2}{3} \text{TCLCL}) - 15$		ns	
TCHCL	CLK High Time	$(\frac{1}{3} \text{TCLCL}) + 2$		$(\frac{1}{3} \text{TCLCL}) + 2$		ns	
TCH1CH2	CLK Rise Time		10		10	ns	From 1.0V to 3.5V
TCL2CL1	CLK Fall Time		10		10	ns	From 3.5V to 1.0V
TDVCL	Data In Setup Time	30		20		ns	
TCLDX	Data In Hold Time	10		10		ns	
TR1VCL	RDY Setup Time into 8284 (See Notes 1, 2)	35		35		ns	
TCLR1X	RDY Hold Time into 8284 (See Notes 1, 2)	0		0		ns	
TRYHCH	READY Setup Time into 8086	$(\frac{2}{3} \text{TCLCL}) - 15$		$(\frac{2}{3} \text{TCLCL}) - 15$		ns	
TCHRYX	READY Hold Time into 8086	30		20		ns	
TRYLCL	READY Inactive to CLK (See Note 3)	-8		-8		ns	
THVCH	HOLD Setup Time	35		20		ns	
TINVCH	INTR, NMI, TEST Setup Time (See Note 2)	30		15		ns	

## TIMING RESPONSES

Symbol	Parameter	8086/8086-4		8086-2		Units	Test Conditions
		Min.	Max.	Min.	Max.		
TCLAV	Address Valid Delay	10	110	10	60	ns	$C_L = 20\text{-}100 \text{ pF}$ for all 8086 Outputs (In addition to 8086 self-load)
TCLAX	Address Hold Time	10		10		ns	
TCLAZ	Address Float Delay	TCLAX	80	TCLAX	50	ns	
TLHLL	ALE Width	TCLCH-20		TCLCH-10		ns	
TCLLH	ALE Active Delay		80		50	ns	
TCHLL	ALE Inactive Delay		85		55	ns	
TLLAX	Address Hold Time to ALE Inactive	TCHCL-10		TCHCL-10		ns	
TCLDV	Data Valid Delay	10	110	10	60	ns	
TCHDX	Data Hold Time	10		10		ns	
TWHDX	Data Hold Time After WR	TCLCH-30		TCLCH-30		ns	
TCVCTV	Control Active Delay 1	10	110	10	70	ns	
TCHCTV	Control Active Delay 2	10	110	10	60	ns	
TCVCTX	Control Inactive Delay	10	110	10	70	ns	
TAZRL	Address Float to READ Active	0		0		ns	
TCLRRL	$\overline{\text{RD}}$ Active Delay	10	165	10	100	ns	
TCLRHH	$\overline{\text{RD}}$ Inactive Delay	10	150	10	80	ns	
TRHAV	$\overline{\text{RD}}$ Inactive to Next Address Active	TCLCL-45		TCLCL-40		ns	
TCLHAV	HLDA Valid Delay	10	160	10	100	ns	
TRLRH	$\overline{\text{RD}}$ Width	2TCLCL-75		2TCLCL-50		ns	
TWLWH	$\overline{\text{WR}}$ Width	2TCLCL-60		2TCLCL-40		ns	
TAVAL	Address Valid to ALE Low	TCLCH-60		TCLCH-40		ns	

- NOTES:** 1. Signal at 8284 shown for reference only.  
 2. Setup requirement for asynchronous signal only to guarantee recognition at next CLK.  
 3. Applies only to T2 state. (8 ns into T3)

**8086 MAX MODE SYSTEM (USING 8288 BUS CONTROLLER) (Figures 10-14)**  
**TIMING REQUIREMENTS**

**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

Symbol	Parameter	8086/8086-4		8086-2		Units	Test Conditions
		Min.	Max.	Min.	Max.		
TCLCL	CLK Cycle Period — 8086 — 8086-4	200 250	500 500	125	500	ns	
TCLCH	CLK Low Time	( $\frac{2}{3}$ TCLCL) – 15		( $\frac{2}{3}$ TCLCL) – 15		ns	
TCHCL	CLK High Time	( $\frac{1}{3}$ TCLCL) + 2		( $\frac{1}{3}$ TCLCL) + 2		ns	
TCH1CH2	CLK Rise Time		10		10	ns	From 1.0V to 3.5V
TCL2CL1	CLK Fall Time		10		10	ns	From 3.5V to 1.0V
TDVCL	Data In Setup Time	30		20		ns	
TCLDX	Data In Hold Time	10		10		ns	
TR1VCL	RDY Setup Time into 8284 (See Notes 1, 2)	35		35		ns	
TCLR1X	RDY Hold Time into 8284 (See Notes 1, 2)	0		0		ns	
TRYHCH	READY Setup Time into 8086	( $\frac{2}{3}$ TCLCL) – 15		( $\frac{2}{3}$ TCLCL) – 15		ns	
TCHRYX	READY Hold Time into 8086	30		20		ns	
TRYLCL	READY Inactive to CLK (See Note 4)	– 8		– 8		ns	
TINVCH	Setup Time for Recognition (INTR, NMI, TEST) (See Note 2)	30		15		ns	
TGVCH	$\overline{RQ/GT}$ Setup Time	30		15		ns	
TCHGX	$\overline{RQ}$ Hold Time into 8086	40		30		ns	

**TIMING RESPONSES**

Symbol	Parameter	8086/8086-4		8086-2		Units	Test Conditions
		Min.	Max.	Min.	Max.		
TCLML	Command Active Delay (See Note 1)	10	35	10	35	ns	
TCLMH	Command Inactive Delay (See Note 1)	10	35	10	35	ns	
TRYHSH	READY Active to Status Passive (See Note 3)		110		65	ns	
TCHSV	Status Active Delay	10	110	10	60	ns	
TCLSH	Status Inactive Delay	10	130	10	70	ns	
TCLAV	Address Valid Delay	10	110	10	60	ns	
TCLAX	Address Hold Time	10		10		ns	
TCLAZ	Address Float Delay	TCLAX	80	TCLAX	50	ns	
TSVLH	Status Valid to ALE High (See Note 1)		15		15	ns	
TSVMCH	Status Valid to MCE High (See Note 1)		15		15	ns	
TCLLH	CLK Low to ALE Valid (See Note 1)		15		15	ns	
TCLMCH	CLK Low to MCE High (See Note 1)		15		15	ns	
TCHLL	ALE Inactive Delay (See Note 1)		15		15	ns	
TCLMCL	MCE Inactive Delay (See Note 1)		15		15	ns	
TCLDV	Data Valid Delay	10	110	10	60	ns	
TCHDX	Data Hold Time	10		10		ns	
TCVNV	Control Active Delay (See Note 1)	5	45	5	45	ns	
TCVNX	Control Inactive Delay (See Note 1)	10	45	10	45	ns	
TAZRL	Address Float to Read Active	0		0		ns	
TCLRL	RD Active Delay	10	165	10	100	ns	
TCLRH	RD Inactive Delay	10	150	10	80	ns	
TRHAV	RD Inactive to Next Address Active	TCLCL-45		TCLCL-40		ns	
TCHDTL	Direction Control Active Delay (See Note 1)		50		50	ns	
TCHDTH	Direction Control Inactive Delay (See Note 1)		30		30	ns	
TCLGL	$\overline{GT}$ Active Delay	0	85	0	50	ns	
TCLGH	$\overline{GT}$ Inactive Delay	0	85	0	50	ns	
TRLRH	$\overline{RD}$ Width	2TCLCL-75		2TCLCL-50		ns	

$C_L = 20-100$  pF for all 8086 Outputs (In addition to 8086 self-load)

- NOTES:**
1. Signal at 8284 or 8288 shown for reference only.
  2. Setup requirement for asynchronous signal only to guarantee recognition at next CLK.
  3. Applies only to T3 and wait states.
  4. Applies only to T2 state (8 ns into T3).

**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.





Figure 8. 8086 Bus Timing — Minimum Mode System






**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.



- NOTES:**
1. ALL SIGNALS SWITCH BETWEEN V<sub>OH</sub> AND V<sub>OL</sub> UNLESS OTHERWISE SPECIFIED.
  2. RDY IS SAMPLED NEAR THE END OF T<sub>2</sub>, T<sub>3</sub>, T<sub>W</sub> TO DETERMINE IF T<sub>W</sub> MACHINES STATES ARE TO BE INSERTED.
  3. CASCADE ADDRESS IS VALID BETWEEN FIRST AND SECOND INTA CYCLE.
  4. TWO INTA CYCLES RUN BACK-TO-BACK. THE 8086 LOCAL ADDR/DATA BUS IS FLOATING DURING BOTH INTA CYCLES. CONTROL FOR POINTER ADDRESS IS SHOWN FOR SECOND INTA CYCLE.
  5. SIGNALS AT 8284 OR 8285 ARE SHOWN FOR REFERENCE ONLY.
  6. THE ISSUANCE OF THE 8288 COMMAND AND CONTROL SIGNALS (MRDC, MWTC, AMWC, IORC, IOWC, AIOWC, INTA AND DEN) LAGS THE ACTIVE HIGH 8288 CEN.
  7. ALL TIMING MEASUREMENTS ARE MADE AT 1.5V UNLESS OTHERWISE NOTED.
  8. STATUS INACTIVE IN STATE JUST PRIOR TO T<sub>4</sub>.

Figure 11. 8086 Bus Timing — Maximum Mode System (Using 8288) (cont.)


**PRELIMINARY**  
 Notice: This is not a final specification. Some parameter limits are subject to change.




**NOTE:**

1. SETUP REQUIREMENTS FOR ASYNCHRONOUS SIGNALS ONLY TO GUARANTEE RECOGNITION AT NEXT CLK

**Figure 12. Asynchronous Signal Recognition**




**Figure 13. Bus Lock Signal Timing (Maximum Mode Only)**



NOTES: 1. THE COPROCESSOR MAY NOT DRIVE THE BUSES OUTSIDE THE REGION SHOWN WITHOUT RISKING CONTENTION.

**Figure 14. Request/Grant Sequence Timing (Maximum Mode Only)**



**Figure 15. Hold/Hold Acknowledge Timing (Minimum Mode Only)**

## 8086

## INSTRUCTION SET SUMMARY

**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

## DATA TRANSFER

## MOV - Move:

	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0
Register/memory to/from register	1 0 0 0 1 0 d w	mod reg r/m		
Immediate to register/memory	1 1 0 0 0 1 1 w	mod 0 0 0 r/m	data	data if w = 1
Immediate to register	1 0 1 1 w	reg	data	data if w = 1
Memory to accumulator	1 0 1 0 0 0 0 w	addr-low	addr-high	
Accumulator to memory	1 0 1 0 0 0 1 w	addr-low	addr-high	
Register/memory to segment register	1 0 0 0 1 1 1 0	mod 0 reg r/m		
Segment register to register/memory	1 0 0 0 1 1 0 0	mod 0 reg r/m		

## PUSH - Push:

Register/memory	1 1 1 1 1 1 1	mod 1 1 0 r/m
Register	0 1 0 1 0	reg
Segment register	0 0 0	reg 1 1 0

## POP - Pop:

Register/memory	1 0 0 0 1 1 1	mod 0 0 0 r/m
Register	0 1 0 1 1	reg
Segment register	0 0 0	reg 1 1 1

## XCHG - Exchange:

Register/memory with register	1 0 0 0 0 1 1 w	mod reg r/m
Register with accumulator	1 0 0 1 0	reg

## IN - Input from:

Fixed port	1 1 1 0 0 1 0 w	port
Variable port	1 1 1 0 1 1 0 w	

## OUT - Output to:

Fixed port	1 1 1 0 0 1 1 w	port
Variable port	1 1 1 0 1 1 1 w	

## XLAT - Translate byte to AL

1 1 0 1 0 1 1 1	
-----------------	--

## LEA - Load EA into register

1 0 0 0 1 1 0 1	mod reg r/m
-----------------	-------------

## LDS - Load pointer to DS

1 1 0 0 0 1 0 1	mod reg r/m
-----------------	-------------

## LES - Load pointer to ES

1 1 0 0 0 1 0 0	mod reg r/m
-----------------	-------------

## LAHF - Load AH with flags

1 0 0 1 1 1 1 1	
-----------------	--

## SAHF - Store AH into flags

1 0 0 1 1 1 1 0	
-----------------	--

## PUSHF - Push flags

1 0 0 1 1 1 0 0	
-----------------	--

## POPF - Pop flags

1 0 0 1 1 1 0 1	
-----------------	--

## ARITHMETIC

## ADD - Add:

Reg./memory with register to either	0 0 0 0 0 d w	mod reg r/m		
Immediate to register/memory	1 0 0 0 0 s w	mod 0 0 0 r/m	data	data if s = w = 01
Immediate to accumulator	0 0 0 0 0 1 0 w		data	data if w = 1

## ADC - Add with carry:

Reg./memory with register to either	0 0 0 1 0 d w	mod reg r/m		
Immediate to register/memory	1 0 0 0 0 s w	mod 0 1 0 r/m	data	data if s = w = 01
Immediate to accumulator	0 0 0 1 0 1 0 w		data	data if w = 1

## INC - Increment:

Register/memory	1 1 1 1 1 1 1 w	mod 0 0 0 r/m
Register	0 1 0 0 0	reg
AAA-ASCII adjust for add	0 0 1 1 0 1 1 1	
DAA-Decimal adjust for add	0 0 1 0 0 1 1 1	

## SUB - Subtract:

Reg./memory and register to either	0 0 1 0 1 0 d w	mod reg r/m		
Immediate from register/memory	1 0 0 0 0 s w	mod 0 1 1 r/m	data	data if s = w = 01
Immediate from accumulator	0 0 1 0 1 1 0 w		data	data if w = 1

## SBB - Subtract with borrow

Reg./memory and register to either	0 0 0 1 1 0 d w	mod reg r/m		
Immediate from register/memory	1 0 0 0 0 s w	mod 0 1 1 r/m	data	data if s = w = 01
Immediate from accumulator	0 0 0 1 1 1 0 w		data	data if w = 1

## DEC - Decrement:

	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0
Register/memory	1 1 1 1 1 1 1 w	mod 0 0 1 r/m		
Register	0 1 0 0 1	reg		
NEG - Change sign	1 1 1 1 0 1 1 w	mod 0 1 1 r/m		

## CMP - Compare:

Register/memory and register	0 0 1 1 1 0 d w	mod reg r/m		
Immediate with register/memory	1 0 0 0 0 0 s w	mod 1 1 1 r/m	data	data if s = w = 01
Immediate with accumulator	0 0 1 1 1 1 0 w		data	data if w = 1
AAS ASCII adjust for subtract	0 0 1 1 1 1 1 1			
DAS Decimal adjust for subtract	0 0 1 0 1 1 1 1			
MUL Multiply (unsigned)	1 1 1 1 0 1 1 w	mod 1 0 0 r/m		
IMUL Integer multiply (signed)	1 1 1 1 0 1 1 w	mod 1 0 1 r/m		
AAM ASCII adjust for multiply	1 1 0 0 1 0 1 0			
DIV Divide (unsigned)	1 1 1 1 0 1 1 w	mod 1 1 0 r/m		
IDIV Integer divide (signed)	1 1 1 1 0 1 1 w	mod 1 1 1 r/m		
AAD ASCII adjust for divide	1 1 0 1 0 1 0 1	0 0 0 0 1 0 1 0		
CBW Convert byte to word	1 0 0 1 1 0 0 0			
CWD Convert word to double word	1 0 0 1 1 0 0 1			

## LOGIC

NOT Invert	1 1 1 1 0 1 1 w	mod 0 1 0 r/m
SHL/SAL Shift logical/arithmetic left	1 1 0 1 0 0 v w	mod 1 0 0 r/m
SHR Shift logical right	1 1 0 1 0 0 v w	mod 1 0 1 r/m
SAR Shift arithmetic right	1 1 0 1 0 0 v w	mod 1 1 1 r/m
ROL Rotate left	1 1 0 1 0 0 v w	mod 0 0 0 r/m
ROR Rotate right	1 1 0 1 0 0 v w	mod 0 0 1 r/m
RCL Rotate through carry flag left	1 1 0 1 0 0 v w	mod 0 1 0 r/m
RCR Rotate through carry right	1 1 0 1 0 0 v w	mod 0 1 1 r/m

## AND - And:

Reg./memory and register to either	0 0 1 0 0 0 d w	mod reg r/m		
Immediate to register/memory	1 0 0 0 0 0 s w	mod 1 0 0 r/m	data	data if w = 1
Immediate to accumulator	0 0 1 0 0 1 0 w		data	data if w = 1

## TEST - And function to flags, no result:

Register/memory and register	1 0 0 0 1 0 1 0	mod reg r/m		
Immediate data and register/memory	1 1 1 1 0 1 1 w	mod 0 0 0 r/m	data	data if w = 1
Immediate data and accumulator	1 0 1 0 1 0 0 w		data	data if w = 1

## OR - Or:

Reg./memory and register to either	0 0 0 0 1 0 d w	mod reg r/m		
Immediate to register/memory	1 0 0 0 0 0 s w	mod 0 0 1 r/m	data	data if w = 1
Immediate to accumulator	0 0 0 0 1 1 0 w		data	data if w = 1

## XOR - Exclusive or:

Reg./memory and register to either	0 0 1 1 0 0 d w	mod reg r/m		
Immediate to register/memory	1 0 0 0 0 0 s w	mod 1 1 0 r/m	data	data if w = 1
Immediate to accumulator	0 0 1 1 0 1 0 w		data	data if w = 1

## STRING MANIPULATION

REP=Repeat	1 1 1 1 0 0 1 z
MOVS=Move byte/word	1 0 1 0 0 1 0 w
CMPS=Compare byte/word	1 0 1 0 0 1 1 w
SCAS=Scan byte/word	1 0 1 0 1 1 1 w
LODS=Load byte/wd to AL/AX	1 0 1 0 1 1 0 w
STOS=Store byte/wd from AL/AX	1 0 1 0 1 0 1 w

**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

**CONTROL TRANSFER**

**CALL - Call:**

	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0
Direct within segment	1 1 1 0 1 0 0 0	disp-low	disp-high
Indirect within segment	1 1 1 1 1 1 1 1	mod 0 1 0 r/m	
Direct intersegment	1 0 0 1 1 0 1 0	offset-low	offset-high
		seg-low	seg-high
Indirect intersegment	1 1 1 1 1 1 1 1	mod 0 1 1 r/m	

**JMP - Unconditional Jump:**

Direct within segment	1 1 1 0 1 0 0 1	disp-low	disp-high
Direct within segment-short	1 1 1 0 1 0 1 1	disp	
Indirect within segment	1 1 1 1 1 1 1 1	mod 1 0 0 r/m	
Direct intersegment	1 1 1 0 1 0 1 0	offset-low	offset-high
		seg-low	seg-high
Indirect intersegment	1 1 1 1 1 1 1 1	mod 1 0 1 r/m	

**RET - Return from CALL:**

Within segment	1 1 0 0 0 0 1 1		
Within seg. adding immed to SP	1 1 0 0 0 0 1 0	data-low	data-high
		1 1 0 0 1 0 1 1	
Intersegment	1 1 0 0 1 0 1 0	data-low	data-high

**JE/JZ - Jump on equal/zero**

0 1 1 1 0 1 0 0	disp
-----------------	------

**JL/JNGE - Jump on less/not greater or equal**

0 1 1 1 1 1 0 0	disp
-----------------	------

**JLE/JNB - Jump on less or equal/not greater**

0 1 1 1 1 1 1 0	disp
-----------------	------

**JB/JNAE - Jump on below/not above or equal**

0 1 1 1 0 0 1 0	disp
-----------------	------

**JBE/JNA - Jump on below or equal/not above**

0 1 1 1 0 1 1 0	disp
-----------------	------

**JP/JPE - Jump on parity/parity even**

0 1 1 1 1 0 1 0	disp
-----------------	------

**JO - Jump on overflow**

0 1 1 1 0 0 0 0	disp
-----------------	------

**JS - Jump on sign**

0 1 1 1 1 0 0 0	disp
-----------------	------

**JNE/JNZ - Jump on not equal/not zero**

0 1 1 1 0 1 0 1	disp
-----------------	------

**JNL/JBE - Jump on not less/greater or equal**

0 1 1 1 1 1 0 1	disp
-----------------	------

**JNLE/JB - Jump on not less or equal/greater**

0 1 1 1 1 1 1 1	disp
-----------------	------

**JNB/JAE - Jump on not below/above or equal**

0 1 1 1 0 0 1 1	disp
-----------------	------

**JNBE/JA - Jump on not below or equal/above**

0 1 1 1 0 1 1 1	disp
-----------------	------

**JNP/JPD - Jump on not par/par odd**

0 1 1 1 1 0 1 1	disp
-----------------	------

**JNO - Jump on not overflow**

0 1 1 1 0 0 0 1	disp
-----------------	------

**JNS - Jump on not sign**

0 1 1 1 1 0 0 1	disp
-----------------	------

**LOOP - Loop CX times**

1 1 1 0 0 0 1 0	disp
-----------------	------

**LOOPZ/LOOPE - Loop while zero/equal**

1 1 1 0 0 0 0 1	disp
-----------------	------

**LOOPNZ/LOOPE - Loop while not zero/equal**

1 1 1 0 0 0 0 0	disp
-----------------	------

**JCXZ - Jump on CX zero**

1 1 1 0 0 0 1 1	disp
-----------------	------

**INT - Interrupt**

Type specified	1 1 0 0 1 1 0 1	type
Type 3	1 1 0 0 1 1 0 0	
INT0 - interrupt on overflow	1 1 0 0 1 1 1 0	
IRET - interrupt return	1 1 0 0 1 1 1 1	

**PROCESSOR CONTROL**

CLC - Clear carry	1 1 1 1 1 0 0 0
CMC - Complement carry	1 1 1 1 1 0 1 0
STC - Set carry	1 1 1 1 1 0 0 1
CLD - Clear direction	1 1 1 1 1 1 0 0
STD - Set direction	1 1 1 1 1 1 1 0
CLI - Clear interrupt	1 1 1 1 1 0 1 0
STI - Set interrupt	1 1 1 1 1 0 1 1
HLT - Halt	1 1 1 1 1 0 1 0 0
WAIT - Wait	1 0 0 1 1 0 1 1 1
ESC - Escape (to external device)	1 1 0 1 1 x x x x mod x x x r/m
LOCK - Bus lock prefix	1 1 1 1 0 0 0 0

**Footnotes:**

- AL = 8-bit accumulator
- AX = 16-bit accumulator
- CX = Count register
- DS = Data segment
- ES = Extra segment
- Above/below refers to unsigned value.
- Greater = more positive;
- Less = less positive (more negative) signed values
- if d = 1 then "to" reg; if d = 0 then "from" reg
- if w = 1 then word instruction; if w = 0 then byte instruction

- if s:w = 01 then 16 bits of immediate data form the operand
- if s:w = 11 then an immediate data byte is sign extended to form the 16-bit operand.
- if v = 0 then "count" = 1; if v = 1 then "count" in (CL)
- x = don't care
- z is used for string primitives for comparison with Z.F FLAG.

**SEGMENT OVERRIDE PREFIX**

0 0 1 reg 1 1 0
-----------------

- if mod = 11 then r/m is treated as a REG field
  - if mod = 00 then DISP = 0\*. disp-low and disp-high are absent
  - if mod = 01 then DISP = disp-low sign-extended to 16-bits. disp-high is absent
  - if mod = 10 then DISP = disp-high: disp-low
  - if r/m = 000 then EA = (BX) + (SI) + DISP
  - if r/m = 001 then EA = (BX) + (DI) + DISP
  - if r/m = 010 then EA = (BP) + (SI) + DISP
  - if r/m = 011 then EA = (BP) + (DI) + DISP
  - if r/m = 100 then EA = (SI) + DISP
  - if r/m = 101 then EA = (DI) + DISP
  - if r/m = 110 then EA = (BP) + DISP\*
  - if r/m = 111 then EA = (BX) + DISP
- DISP follows 2nd byte of instruction (before data if required)

REG is assigned according to the following table

16-Bit (w = 1)	8-Bit (w = 0)	Segment
000 AX	000 AL	00 ES
001 CX	001 CL	01 CS
010 DX	010 DL	10 SS
011 BX	011 BL	11 DS
100 SP	100 AH	
101 BP	101 CH	
110 SI	110 DH	
111 DI	111 BH	

Instructions which reference the flag register file as a 16-bit object use the symbol FLAGS to represent the file:

FLAGS = X:X:X:X:(OF):(DF):(IF):(TF):(SF):(ZF):X:(AF):X:(PF):X:(CF)

\*except if mod = 00 and r/m = 110 then EA = disp-high: disp-low.



**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.

# M8086

## 16-BIT HMOS MICROPROCESSOR

- Direct Addressing Capability to 1 MByte of Memory
- Assembly Language Compatible with 8080/8085
- 14 Word, By 16-Bit Register Set with Symmetrical Operations
- 24 Operand Addressing Modes
- Bit, Byte, Word, and Block Operations
- 8-and 16-Bit Signed and Unsigned Arithmetic in Binary or Decimal Including Multiply and Divide
- 5 MHz Clock Rate
- MULTIBUS™ System Compatible Interface
- Full Military Temperature Range - 55°C to + 125°C

The Intel® M8086 is a new generation, high performance microprocessor implemented in N-channel, depletion load, silicon gate technology (HMOS), and packaged in a 40-pin CerDIP package. The processor has attributes of both 8- and 16-bit microprocessors. It addresses memory as a sequence of 8-bit bytes, but has a 16-bit wide physical path to memory for high performance.





Figure 1. M8086 CPU Functional Block Diagram



40 LEAD

Figure 2. M8086 Pin Diagram



# I8086 16-BIT HMOS MICROPROCESSOR

**PRELIMINARY**  
Notice: This is not a final specification. Some parametric limits are subject to change.

- Direct Addressing Capability to 1 MByte of Memory
- Assembly Language Compatible with 8080/8085
- 14 Word, By 16-Bit Register Set with Symmetrical Operations
- 24 Operand Addressing Modes
- Bit, Byte, Word, and Block Operations
- 8-and 16-Bit Signed and Unsigned Arithmetic in Binary or Decimal Including Multiply and Divide
- 5 MHz Clock Rate
- MULTIBUS™ System Compatible Interface
- Industrial Temperature Range - 40°C to + 85°C

The Intel® I8086 is a new generation, high performance microprocessor implemented in N-channel, depletion load, silicon gate technology (HMOS), and packaged in a 40-pin CerDIP package. The processor has attributes of both 8- and 16-bit microprocessors. It addresses memory as a sequence of 8-bit bytes, but has a 16-bit wide physical path to memory for high performance.





Figure 1. I8086 CPU Functional Block Diagram



40 LEAD

Figure 2. I8086 Pin Diagram



**PRELIMINAR**  
 Notice: This is not a final specification. Some parameter limits are subject to change.


# 8088

## 8-BIT HMOS MICROPROCESSOR


- 8-Bit Data Bus Interface
- 16-Bit Internal Architecture
- Direct Addressing Capability to 1 Mbyte of Memory
- Direct Software Compatibility with 8086
- 14-Word by 16-Bit Register Set with Symmetrical Operations
- 24 Operand Addressing Modes
- Byte, Word, and Block Operations
- 8-Bit and 16-Bit Signed and Unsigned Arithmetic in Binary or Decimal, including Multiply and Divide
- Compatible with 8155-2, 8755A-2 and 8185-2 Multiplexed Peripherals

The Intel®8088 is a new generation, high performance microprocessor implemented in N-channel, depletion load, silicon gate technology (HMOS), and packaged in a 40-pin CerDIP package. The processor has attributes of both 8 and 16-bit microprocessors. It is directly compatible with 8086 software and 8080/8085 hardware and peripherals.

**8088 CPU FUNCTIONAL BLOCK DIAGRAM**



**8088 PIN DIAGRAM**



PRELIMINARY


Note: This is not a final document. Parameters are preliminary and subject to change without notice.

## FUNCTIONAL DESCRIPTION

### Memory Organization

The processor provides a 20-bit address to memory which locates the byte being referenced. The memory is logically organized as a linear array of 1 million bytes, addressed as 00000(H) to FFFFF(H). The memory can be further logically divided into code, data, alternate data, and stack segments of up to 64K bytes each, with each segment falling on 16-byte boundaries. (See Figure 1.)

Word (16-bit) operands can be located on even or odd address boundaries. For address and data operands, the least significant byte of the word is stored in the lower valued address location and the most significant byte in the next higher address location. The BIU will automatically execute two fetch or write cycles for 16-bit operands.




**Figure 1. Memory Organization**

Certain locations in memory are reserved for specific CPU operations. (See Figure 2.) Locations from addresses FFFF0H through FFFFFH are reserved for operations including a jump to the initial system initialization routine. Following RESET, the CPU will always begin execution at location FFFF0H where the jump must be located. Locations 00000H through 003FFH are reserved for interrupt operations. Four-byte pointers consisting of a 16-bit segment address and a 16-bit offset address direct program flow to one of the 256 possible interrupt service routines. The pointer elements are assumed to have been stored at their respective places in reserved memory prior to the occurrence of interrupts.

### Minimum and Maximum Modes

The requirements for supporting minimum and maximum 8088 systems are sufficiently different that they cannot be done efficiently with 40 uniquely defined pins. Consequently, the 8088 is equipped with a strap pin (MN/MX) which defines the system configuration. The definition of a certain subset of the pins changes, dependent on the condition of the strap pin. When the MN/MX pin is strapped to GND, the 8088 defines pins 24 through 31 and 34 in maximum mode. When the MN/MX pin is strapped to  $V_{CC}$ , the 8088 generates bus control signals itself on pins 24 through 31 and 34.



**Figure 2. Reserved Memory Locations**

The minimum mode 8088 can be used with either a multiplexed or demultiplexed bus. The multiplexed bus configuration is compatible with the MCS-85™ multiplexed bus peripherals (8155, 8156, 8355, 8755A, and 8185). This configuration (See Figure 3) provides the user with a minimum chip count system. This architecture provides the 8088 processing power in a highly integrated form.

The demultiplexed mode requires one latch (for 64K addressability) or two latches (for a full megabyte of addressing). A third latch can be used for buffering if the address bus loading requires it. An 8286 or 8287 transceiver can also be used if data bus buffering is required. (See Figure 4.) The 8088 provides DEN and DT/R to control the transceiver, and ALE to latch the addresses. This configuration of the minimum mode provides the standard demultiplexed bus structure with heavy bus buffering and relaxed bus timing requirements.

The maximum mode employs the 8288 bus controller. (See Figure 5.) The 8288 decodes status lines  $\bar{S}_0$ ,  $\bar{S}_1$ , and  $\bar{S}_2$ , and provides the system with all bus control signals. Moving the bus control to the 8288 provides better source and sink current capability to the control lines, and frees the 8088 pins for extended large system features. Hardware lock, queue status, and two request/grant interfaces are provided by the 8088 in maximum mode. These features allow co-processors in local bus and remote bus configurations.

**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits are subject to change.




Figure 3. Multiplexed Bus Configuration

**PRELIMINARY**  
Hence, this is not a final specification. Some parametric limits are subject to change.




Figure 4. Demultiplexed Bus Configuration




Figure 5. Fully Buffered System Using Bus Controller

## Bus Operation

The 8088 address/data bus is broken into three parts — the lower eight address/data bits (A0-A7), the middle eight address bits (A8-A15), and the upper four address bits (A16-A19). The address/data bits and the highest four address bits are time multiplexed. This technique provides the most efficient use of pins on the processor, permitting the use of a standard 40 lead package. The middle eight address bits are not multiplexed, i.e. they remain valid throughout each bus cycle. In addition,

the bus can be demultiplexed at the processor with a single address latch if a standard, non-multiplexed bus is desired for the system.

Each processor bus cycle consists of at least four CLK cycles. These are referred to as T1, T2, T3, and T4. (See Figure 6). The address is emitted from the processor during T1 and data transfer occurs on the bus during T3 and T4. T2 is used primarily for changing the direction of the bus during read operations. In the event that a "NOT READY" indication is given by the addressed device,




Figure 6. Basic System Timing

**PRELIMINARY**  
 Notice: This is not a final specification. Some  
 parameter limits are subject to change.

"wait" states ( $T_w$ ) are inserted between  $T_3$  and  $T_4$ . Each inserted "wait" state is of the same duration as a CLK cycle. Periods can occur between 8088 driven bus cycles. These are referred to as "idle" states ( $T_i$ ), or inactive CLK cycles. The processor uses these cycles for internal housekeeping.

During  $T_1$  of any bus cycle, the ALE (address latch enable) signal is emitted (by either the processor or the 8288 bus controller, depending on the MN/MX strap). At the trailing edge of this pulse, a valid address and certain status information for the cycle may be latched.

Status bits  $\overline{S_0}$ ,  $\overline{S_1}$ , and  $\overline{S_2}$  are used by the bus controller, in maximum mode, to identify the type of bus transaction according to the following table:

$\overline{S_2}$	$\overline{S_1}$	$\overline{S_0}$	
0 (Low)	0	0	Interrupt Acknowledge
0	0	1	Read I/O
0	1	0	Write I/O
0	1	1	Halt
1 (High)	0	0	Instruction fetch
1	0	1	Read data from memory
1	1	0	Write data to memory
1	1	1	Passive (no bus cycle)

Status bits  $S_3$  through  $S_6$  are multiplexed with high order address bits and are therefore valid during  $T_2$  through  $T_4$ .  $S_3$  and  $S_4$  indicate which segment register was used for this bus cycle in forming the address according to the following table:

$S_4$	$S_3$	
0 (Low)	0	Alternate data (Extra Segment)
0	1	Stack
1 (High)	0	Code or none
1	1	Data

$S_5$  is a reflection of the PSW interrupt enable bit.  $S_6$  is always equal to 0.

## I/O Addressing

In the 8088, I/O operations can address up to a maximum of 64K I/O registers. The I/O address appears in the same format as the memory address on bus lines  $A_{15}$ - $A_0$ . The address lines  $A_{19}$ - $A_{16}$  are zero in I/O operations. The variable I/O instructions, which use register DX as a pointer, have full address capability, while the direct I/O instructions directly address one or two of the 256 I/O byte locations in page 0 of the I/O address space. I/O ports are addressed in the same manner as memory locations.

Designers familiar with the 8085 or upgrading an 8085 design should note that the 8085 addresses I/O with an 8-bit address on both halves of the 16-bit address bus. The 8088 uses a full 16-bit address on its lower 16 address lines.

## EXTERNAL INTERFACE

### Processor Reset and Initialization

Processor initialization or start up is accomplished with activation (HIGH) of the RESET pin. The 8088 RESET is required to be HIGH for greater than four clock cycles. The 8088 will terminate operations on the high-going edge of RESET and will remain dormant as long as RESET is HIGH. The low-going transition of RESET triggers an internal reset sequence for approximately 7 clock cycles. After this interval the 8088 operates normally, beginning with the instruction in absolute location FFFF0H. (See Figure 2.) The RESET input is internally synchronized to the processor clock. At initialization, the HIGH to LOW transition of RESET must occur no sooner than 50  $\mu$ s after power up, to allow complete initialization of the 8088.

If INTR is asserted sooner than nine clock cycles after the end of RESET, the processor may execute one instruction before responding to the interrupt.

All 3-state outputs float to 3-state OFF during RESET. Status is active in the idle state for the first clock after RESET becomes active and then floats to 3-state OFF.

### Interrupt Operations

Interrupt operations fall into two classes; software or hardware initiated. The software initiated interrupts and software aspects of hardware interrupts are specified in the instruction set description found in Chapter 2 of the 8086 Family User's Manual. Hardware interrupts can be classified as non-maskable or maskable.

Interrupts result in a transfer of control to a new program location. A 256 element table containing address pointers to the interrupt service program locations resides in absolute locations 0 through 3FFH (see Figure 2), which are reserved for this purpose. Each element in the table is 4 bytes in size and corresponds to an interrupt "type". An interrupting device supplies an 8-bit type number, during the interrupt acknowledge sequence, which is used to vector through the appropriate element to the new interrupt service program location.

### Non-Maskable Interrupt (NMI)

The processor provides a single non-maskable interrupt (NMI) pin which has higher priority than the maskable interrupt request (INTR) pin. A typical use would be to activate a power failure routine. The NMI is edge-triggered on a LOW to HIGH transition. The activation of this pin causes a type 2 interrupt.

NMI is required to have a duration in the HIGH state of greater than two clock cycles, but is not required to be synchronized to the clock. Any higher going transition of NMI is latched on-chip and will be serviced at the end of the current instruction or between whole moves (2 bytes in the case of word moves) of a block type instruction. Worst case response to NMI would be for multiply, divide, and variable shift instructions. There is no specification on the occurrence of the low-going edge; it may occur before, during, or after the servicing of NMI. Another high-going edge triggers another response if it

occurs after the start of the NMI procedure. The signal must be free of logical spikes in general and be free of bounces on the low-going edge to avoid triggering extraneous responses.

### Maskable Interrupt (INTR)

The 8088 provides a single interrupt request input (INTR) which can be masked internally by software with the resetting of the interrupt enable (IF) flag bit. The interrupt request signal is level triggered. It is internally synchronized during each clock cycle on the high-going edge of CLK. To be responded to, INTR must be present (HIGH) during the clock period preceding the end of the current instruction or the end of a whole move for a block type instruction. During interrupt response sequence, further interrupts are disabled. The enable bit is reset as part of the response to any interrupt (INTR, NMI, software interrupt, or single step), although the FLAGS register which is automatically pushed onto the stack reflects the state of the processor prior to the interrupt. Until the old FLAGS register is restored, the enable bit will be zero unless specifically set by an instruction.

During the response sequence (See Figure 7), the processor executes two successive (back to back) interrupt acknowledge cycles. The 8088 emits the LOCK signal (maximum mode only) from T<sub>2</sub> of the first bus cycle until T<sub>2</sub> of the second. A local bus "hold" request will not be honored until the end of the second bus cycle. In the second bus cycle, a byte is fetched from the external interrupt system (e.g., 8259A PIC) which identifies the source (type) of the interrupt. This byte is multiplied by four and used as a pointer into the interrupt vector lookup table. An INTR signal left HIGH will be continually responded to within the limitations of the enable bit and sample period. The interrupt return instruction includes a flags pop which returns the status of the original interrupt enable bit when it restores the flags.

### HALT

When a software HALT instruction is executed, the processor indicates that it is entering the HALT state in one of two ways, depending upon which mode is strapped. In minimum mode, the processor issues ALE, delayed by one clock cycle, to allow the system to latch the halt status. Halt status is available on IO/ $\overline{M}$ , DT/ $\overline{R}$ , and SSO. In maximum mode, the processor issues appropriate HALT status on  $\overline{S_2}$ ,  $\overline{S_1}$ , and  $\overline{S_0}$ , and the 8288 bus controller issues one ALE. The 8088 will not leave the HALT state when a local bus hold is entered while in HALT. In this case, the processor reissues the HALT indicator at the end of the local bus hold. An interrupt request or RESET will force the 8088 out of the HALT state.

### Read/Modify/Write (Semaphore) Operations via LOCK

The LOCK status information is provided by the processor when consecutive bus cycles are required during the execution of an instruction. This allows the processor to perform read/modify/write operations on memory (via the "exchange register with memory" instruction), without another system bus master receiving intervening memory cycles. This is useful in multiprocessor system configurations to accomplish "test and set lock" operations. The LOCK signal is activated (LOW) in the clock cycle following decoding of the LOCK prefix instruction. It is deactivated at the end of the last bus cycle of the instruction following the LOCK prefix. While LOCK is active, all interrupts are masked and a request on a  $\overline{RQ}/\overline{GT}$  pin will be recorded, and then honored at the end of the LOCK.

### External Synchronization via $\overline{TEST}$

As an alternative to interrupts, the 8088 provides a single software-testable input pin ( $\overline{TEST}$ ). This input is utilized by executing a WAIT instruction. The single




Figure 7. Interrupt Acknowledge Sequence

WAIT instruction is repeatedly executed until the  $\overline{\text{TEST}}$  input goes active (LOW). The execution of WAIT does not consume bus cycles once the queue is full.

If a local bus request occurs during WAIT execution, the 8088 3-states all output drivers. If interrupts are enabled, the 8088 will recognize interrupts and process them. The WAIT instruction is then refetched, and reexecuted.

## Basic System Timing

In minimum mode, the  $\text{MN}/\overline{\text{MX}}$  pin is strapped to  $V_{CC}$  and the processor emits bus control signals compatible with the 8085 bus structure. In maximum mode, the  $\text{MN}/\overline{\text{MX}}$  pin is strapped to GND and the processor emits coded status information which the 8288 bus controller uses to generate MULTIBUS compatible bus control signals.

## System Timing — Minimum System

(See Figure 6.)

The read cycle begins in T1 with the assertion of the address latch enable (ALE) signal. The trailing (low going) edge of this signal is used to latch the address information, which is valid on the address/data bus (AD0-AD7) at this time, into the 8282/8283 latch. Address lines A8 through A15 do not need to be latched because they remain valid throughout the bus cycle. From T1 to T4 the  $\text{IO}/\overline{\text{M}}$  signal indicates a memory or I/O operation. At T2 the address is removed from the address/data bus and the bus goes to a high impedance state. The read control signal is also asserted at T2. The read ( $\overline{\text{RD}}$ ) signal causes the addressed device to enable its data bus drivers to the local bus. Some time later, valid data will be available on the bus and the addressed device will drive the READY line HIGH. When the processor returns the read signal to a HIGH level, the addressed device will again 3-state its bus drivers. If a transceiver (8286/8287) is required to buffer the 8088 local bus, signals  $\text{DT}/\overline{\text{R}}$  and  $\overline{\text{DEN}}$  are provided by the 8088.

A write cycle also begins with the assertion of ALE and the emission of the address. The  $\text{IO}/\overline{\text{M}}$  signal is again asserted to indicate a memory or I/O write operation. In T2, immediately following the address emission, the processor emits the data to be written into the addressed location. This data remains valid until at least the middle of T4. During T2, T3, and  $T_{\text{W}}$ , the processor asserts the write control signal. The write ( $\overline{\text{WR}}$ ) signal becomes active at the beginning of T2, as opposed to the read, which is delayed somewhat into T2 to provide time for the bus to float.

The basic difference between the interrupt acknowledge cycle and a read cycle is that the interrupt acknowledge ( $\overline{\text{INTA}}$ ) signal is asserted in place of the read ( $\overline{\text{RD}}$ ) signal and the address bus is floated. (See Figure 7.) In the second of two successive  $\overline{\text{INTA}}$  cycles, a byte of information is read from the data bus, as supplied by the interrupt system logic (i.e. 8259A priority interrupt controller). This byte identifies the source (type) of the interrupt. It is multiplied by four and used as a pointer into the interrupt vector lookup table, as described earlier.

## Bus Timing — Medium Complexity Systems

(See Figure 8.)

For medium complexity systems, the  $\text{MN}/\overline{\text{MX}}$  pin is connected to GND and the 8288 bus controller is added to the system, as well as an 8282/8283 latch for latching the system address, and an 8286/8287 transceiver to allow for bus loading greater than the 8088 is capable of handling. Signals ALE,  $\overline{\text{DEN}}$ , and  $\text{DT}/\overline{\text{R}}$  are generated by the 8288 instead of the processor in this configuration, although their timing remains relatively the same. The 8088 status outputs ( $\overline{\text{S2}}$ ,  $\overline{\text{S1}}$ , and  $\overline{\text{S0}}$ ) provide type of cycle information and become 8288 inputs. This bus cycle information specifies read (code, data, or I/O), write (data or I/O), interrupt acknowledge, or software halt. The 8288 thus issues control signals specifying memory read or write, I/O read or write, or interrupt acknowledge. The 8288 provides two types of write strobes, normal and advanced, to be applied as required. The normal write strobes have data valid at the leading edge of write. The advanced write strobes have the same timing as read strobes, and hence, data is not valid at the leading edge of write. The 8286/8287 transceiver receives the usual T and  $\overline{\text{OE}}$  inputs from the 8288's  $\text{DT}/\overline{\text{R}}$  and  $\overline{\text{DEN}}$  outputs.

The pointer into the interrupt vector table, which is passed during the second  $\overline{\text{INTA}}$  cycle, can derive from an 8259A located on either the local bus or the system bus. If the master 8289A priority interrupt controller is positioned on the local bus, a TTL gate is required to disable the 8286/8287 transceiver when reading from the master 8259A during the interrupt acknowledge sequence and software "poll".

## The 8088 Compared to the 8086

The 8088 CPU is an 8-bit processor designed around the 8086 internal structure. Most internal functions of the 8088 are identical to the equivalent 8086 functions. The 8088 handles the external bus the same way the 8086 does with the distinction of handling only 8 bits at a time. Sixteen-bit operands are fetched or written in two consecutive bus cycles. Both processors will appear identical to the software engineer, with the exception of execution time. The internal register structure is identical and all instructions have the same end result. The differences between the 8088 and 8086 are outlined below. The engineer who is unfamiliar with the 8086 is referred to the 8086 Family User's Manual, Chapters 2 and 4, for function description and instruction set information.

Internally, there are three differences between the 8088 and the 8086. All changes are related to the 8-bit bus interface.

- The queue length is 4 bytes in the 8088, whereas the 8086 queue contains 6 bytes, or three words. The queue was shortened to prevent overuse of the bus by the BIU when prefetching instructions. This was required because of the additional time necessary to fetch instructions 8 bits at a time.

**PRELIMINARY**  
 Note: This document is preliminary. Some parameters may be subject to change.

- To further optimize the queue, the prefetching algorithm was changed. The 8088 BIU will fetch a new instruction to load into the queue each time there is a 1 byte hole (space available) in the queue. The 8086 waits until a 2-byte space is available.
- The internal execution time of the instruction set is affected by the 8-bit interface. All 16-bit fetches and writes from/to memory take an additional four clock cycles. The CPU is also limited by the speed of instruction fetches. This latter problem only occurs when a series of simple operations occur. When the more sophisticated instructions of the 8088 are being used, the queue has time to fill and the execution proceeds as fast as the execution unit will allow.

The 8088 and 8086 are completely software compatible by virtue of their identical execution units. Software that is system dependent may not be completely transferable, but software that is not system dependent will operate equally as well on an 8088 or an 8086.

The hardware interface of the 8088 contains the major differences between the two CPUs. The pin assignments are nearly identical, however, with the following functional changes:

- A8-A15 — These pins are only address outputs on the 8088. These address lines are latched internally and remain valid throughout a bus cycle in a manner similar to the 8085 upper address lines.




Figure 8. Medium Complexity System Timing

- $\overline{BHE}$  has no meaning on the 8088 and has been eliminated.
- $\overline{SSO}$  provides the  $\overline{SO}$  status information in the minimum mode. This output occurs on pin 34 in minimum mode only.  $\overline{DT/R}$ ,  $\overline{IO/M}$ , and  $\overline{SSO}$  provide the complete bus status in minimum mode.
- $\overline{IO/M}$  has been inverted to be compatible with the MCS-85 bus structure.
- ALE is delayed by one clock cycle in the minimum mode when entering HALT, to allow the status to be latched with ALE.

## 8088 FUNCTIONAL PIN DEFINITIONS

The following pin function descriptions are for 8088 systems in either minimum or maximum mode. The "local bus" in these descriptions is the direct multiplexed bus interface connection to the 8088 (without regard to additional bus buffers).

### AD7-AD0 (Input/Output, 3-State)

These lines constitute the time multiplexed memory/I/O address (T1) and data (T2, T3, Tw, and T4) bus. These lines are active HIGH and float to 3-state OFF during interrupt acknowledge and local bus "hold acknowledge"

### A15-A8 (Output, 3-State)

These lines provide address bits 8 through 15 for the entire bus cycle (T1-T4). These lines do not have to be latched by ALE to remain valid. A15-A8 are active HIGH and float to 3-state OFF during interrupt acknowledge and local bus "hold acknowledge".

### A19/S6, A18/S5, A17/S4, A16/S3 (Output, 3-State)

During T1, these are the four most significant address lines for memory operations. During I/O operations, these lines are LOW. During memory and I/O operations, status information is available on these lines during T2, T3, Tw, and T4. S6 is always low. The status of the interrupt enable flag bit (S5) is updated at the beginning of each clock cycle. S4 and S3 are encoded as follows:

S4	S3	
0 (LOW)	0	Alternate Data
0	1	Stack
1 (HIGH)	0	Code or None
1	1	Data

S6 is 0 (LOW)

This information indicates which segment register is presently being used for data accessing.

These lines float to 3-state OFF during local bus "hold acknowledge"

### $\overline{RD}$ (Output, 3-State)

Read strobe indicates that the processor is performing a memory or I/O read cycle, depending on the state of the  $\overline{IO/M}$  pin or S2. This signal is used to read devices which

reside on the 8088 local bus.  $\overline{RD}$  is active LOW during T2, T3 and Tw of any read cycle, and is guaranteed to remain HIGH in T2 until the 8088 local bus has floated.

This signal floats to 3-state OFF in "hold acknowledge"

### READY (Input)

READY is the acknowledgement from the addressed memory or I/O device that it will complete the data transfer. The RDY signal from memory or I/O is synchronized by the 8284 clock generator to form READY. This signal is active HIGH.

### INTR (Input)

Interrupt request is a level triggered input which is sampled during the last clock cycle of each instruction to determine if the processor should enter into an interrupt acknowledge operation. A subroutine is vectored to via an interrupt vector lookup table located in system memory. It can be internally masked by software resetting the interrupt enable bit. INTR is internally synchronized. This signal is active HIGH.

### $\overline{TEST}$ (Input)

The  $\overline{TEST}$  input is examined by the "wait for test" instruction. If the  $\overline{TEST}$  input is LOW, execution continues, otherwise the processor waits in an "idle" state. This input is synchronized internally during each clock cycle on the leading edge of CLK.

### NMI (Input)

Non-maskable interrupt is an edge triggered input which causes a type 2 interrupt. A subroutine is vectored to via an interrupt vector lookup table located in system memory. NMI is not maskable internally by software. A transition from a LOW to HIGH initiates the interrupt at the end of the current instruction. This input is internally synchronized.

### RESET (Input)

RESET causes the processor to immediately terminate its present activity. The signal must be active HIGH for at least four clock cycles. It restarts execution, as described in the instruction set description, when RESET returns LOW. RESET is internally synchronized.

### CLK (Input)

The clock provides the basic timing for the processor and bus controller. It is asymmetric with a 33% duty cycle to provide optimized internal timing.

### V<sub>CC</sub>

V<sub>CC</sub> is the +5V ± 10% power supply pin.

### GND

GND are the ground pins.

## MINIMUM MODE PIN DESCRIPTIONS

The following pin function descriptions are for the 8088 minimum mode (i.e.,  $MN/\overline{MX} = V_{CC}$ ). Only the pin functions which are unique to minimum mode are described; all other pin functions are as described above.

### $\overline{IO}/\overline{M}$ (Output, 3-State)

This status line is an inverted maximum mode  $\overline{S2}$ . It is used to distinguish a memory access from an I/O access.  $\overline{IO}/\overline{M}$  becomes valid in the T4 preceding a bus cycle and remains valid until the final T4 of the cycle ( $I/O = \text{HIGH}$ ,  $M = \text{LOW}$ ).  $\overline{IO}/\overline{M}$  floats to 3-state OFF in local bus "hold acknowledge".

### $\overline{WR}$ (Output, 3-State)

Write strobe indicates that the processor is performing a write memory or write I/O cycle, depending on the state of the  $\overline{IO}/\overline{M}$  signal.  $\overline{WR}$  is active for T2, T3, and Tw of any write cycle. It is active LOW, and floats to 3-state OFF in local bus "hold acknowledge".

### $\overline{INTA}$ (Output, 3-State)

$\overline{INTA}$  is used as a read strobe for interrupt acknowledge cycles. It is active LOW during T2, T3, and Tw of each interrupt acknowledge cycle.  $\overline{INTA}$  floats to 3-state OFF in "hold acknowledge".

### ALE (Output)

Address latch enable (ALE) is provided by the processor to latch the address into the 8282/8283 address latch. It is a HIGH pulse active during clock low of T1 of any bus cycle. Note that ALE is never floated.

### $\overline{DT}/\overline{R}$ (Output, 3-State)

Data transmit/receive is needed in a minimum system that desires to use an 8286/8287 data bus transceiver. It is used to control the direction of data flow through the transceiver. Logically,  $\overline{DT}/\overline{R}$  is equivalent to  $\overline{S1}$  in the maximum mode, and its timing is the same as for  $\overline{IO}/\overline{M}$  ( $T = \text{HIGH}$ ,  $R = \text{LOW}$ ). This signal floats to 3-state OFF in local "hold acknowledge".

### $\overline{DEN}$ (Output, 3-State)

Data enable is provided as an output enable for the 8286/8287 in a minimum system which uses the transceiver.  $\overline{DEN}$  is active LOW during each memory and I/O access, and for  $\overline{INTA}$  cycles. For a read or  $\overline{INTA}$  cycle, it is active from the middle of T2 until the middle of T4, while for a write cycle, it is active from the beginning of T2 until the middle of T4.  $\overline{DEN}$  floats to 3-state OFF during local bus "hold acknowledge".

### HOLD (Input), HLDA (Output)

HOLD indicates that another master is requesting a local bus "hold". To be acknowledged, HOLD must be active HIGH. The processor receiving the "hold" request will issue HLDA (HIGH) as an acknowledgement, in the middle of T4 or T1. Simultaneous with the is-

suance of HLDA, the processor will float the local bus and control lines. After HOLD is detected as being LOW, the processor lowers HLDA, and when the processor needs to run another cycle, it will again drive the local bus and control lines.

### $\overline{SS0}$

This status line is logically equivalent to  $\overline{S0}$  in the maximum mode. The combination of  $\overline{SS0}$ ,  $\overline{IO}/\overline{M}$  and  $\overline{DT}/\overline{R}$  allows the system to completely decode the current bus cycle status.

$\overline{IO}/\overline{M}$	$\overline{DT}/\overline{R}$	$\overline{SS0}$	
1 (HIGH)	0	0	Interrupt Acknowledge
1	0	1	Read I/O port
1	1	0	Write I/O port
1	1	1	Halt
0 (LOW)	0	0	Code access
0	0	1	Read memory
0	1	0	Write memory
0	1	1	Passive

## MAXIMUM MODE PIN DESCRIPTIONS

The following pin function descriptions are for the 8088, 8228 system in maximum mode (i.e.,  $MN/\overline{MX} = \text{GND}$ ). Only the pin functions which are unique to maximum mode are described; all other pin functions are as described above.

### $\overline{S2}$ , $\overline{S1}$ , $\overline{S0}$ (Output, 3-State)

These status lines are encoded as follows:

$\overline{S2}$	$\overline{S1}$	$\overline{S0}$	
0 (LOW)	0	0	Interrupt Acknowledge
0	0	1	Read I/O port
0	1	0	Write I/O port
0	1	1	Halt
1 (HIGH)	0	0	Code access
1	0	0	Read memory
1	1	0	Write memory
1	1	1	Passive

Status is active during clock high of T4, T1, and T2, and is returned to the passive state (1,1,1) during T3 or during Tw when READY is HIGH. This status is used by the 8288 bus controller to generate all memory and I/O access control signals. Any change by  $\overline{S2}$ ,  $\overline{S1}$ , or  $\overline{S0}$  during T4 is used to indicate the beginning of a bus cycle, and the return to the passive state in T3 or Tw is used to indicate the end of a bus cycle.

These signals float to 3-state OFF during "hold acknowledge". During the first clock cycle after RESET becomes active, these signals are active HIGH. After this first clock, they float to 3-state OFF.

### $\overline{RQ}/\overline{GT0}$ , $\overline{RQ}/\overline{GT1}$ (Input/Output)

The request/grant pins are used by other local bus masters to force the processor to release the local bus at the end of the processor's current bus cycle. Each pin

is bidirectional with  $\overline{RQ}/\overline{GT0}$  having higher priority than  $\overline{RQ}/\overline{GT1}$ .  $\overline{RQ}/\overline{GT}$  has an internal pull-up resistor, so may be left unconnected. The request/grant sequence is as follows (See Figure 6):

1. A pulse of one CLK wide from another local bus master indicates a local bus request ("hold") to the 8088 (pulse 1).
2. During the CPU's next T4 or T1, a pulse one clock wide from the 8088 to the requesting master (pulse 2), indicates that the 8088 has allowed the local bus to float and that it will enter the "hold acknowledge" state at the next CLK. The CPU's bus interface unit is disconnected logically from the local bus during "hold acknowledge".
3. A pulse one CLK wide from the requesting master indicates to the 8088 (pulse 3) that the "hold" request is about to end and that the 8088 can reclaim the local bus at the next CLK. The CPU then enters T4.

Each master-master exchange of the local bus is a sequence of three pulses. There must be one idle CLK cycle after each bus exchange. Pulses are active LOW.

### LOCK (Output, 3-State)

The  $\overline{LOCK}$  output indicates that other system bus masters are not to gain control of the system bus while  $\overline{LOCK}$  is active (LOW). The  $\overline{LOCK}$  signal is activated by the "LOCK" prefix instruction and remains active until the completion of the next instruction. This signal is active LOW, and floats to 3-state off in "hold acknowledge".

### QS1, QS0 (Output)

QS1 and QS0 provide status to allow external tracking of the internal 8088 instruction queue.

QS1	QS0	
0 (LOW)	0	No operation
0	1	First byte of opcode from queue
1 (HIGH)	0	Empty the queue
1	1	Subsequent byte from queue

The queue status is valid during the CLK cycle after which the queue operation is performed.

### PIN 34 (Output)

Pin 34 is always high in the maximum mode.

**PRELIMINARY**  
 Notice: This is not a final specification. Some parameters are subject to change.

**ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature Under Bias	0 °C to 70 °C
Storage Temperature	- 65 °C to + 150 °C
Voltage on Any Pin with Respect to Ground	- 0.3 to +7V
Power Dissipation	2.5 Watt

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**PRELIMINARY**  
 Notice: This is not a final specification. Some parametric limits may change.

**D.C. CHARACTERISTICS**

8088:  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$

Symbol	Parameter	Min.	Max.	Units	Test Conditions
$V_{IL}$	Input Low Voltage	- 0.5	+ 0.8	V	
$V_{IH}$	Input High Voltage	2.0	$V_{CC} + 0.5$	V	
$V_{OL}$	Output Low Voltage		0.45	V	$I_{OL} = 2.0\text{ mA}$
$V_{OH}$	Output High Voltage	2.4		V	$I_{OH} = 400\ \mu\text{A}$
$I_{CC}$	Power Supply Current		340	mA	
$I_{LI}$	Input Leakage Current		$\pm 10$	$\mu\text{A}$	$V_{IN} = V_{CC}$
$I_{LO}$	Output Leakage Current		$\pm 10$	$\mu\text{A}$	$0.45\text{V} \leq V_{OUT} \leq V_{CC}$
$V_{CL}$	Clock Input Low Voltage	- 0.5	+ 0.6	V	
$V_{CH}$	Clock Input High Voltage	3.9	$V_{CC} + 1.0$	V	
$C_{IN}$	Capacitance of Input Buffer (All input except AD <sub>0</sub> -AD <sub>7</sub> RQ/GT)		10	pF	$f_c = 1\text{ MHz}$
$C_{IO}$	Capacitance of I/O Buffer (AD <sub>0</sub> -AD <sub>7</sub> RQ/GT)		20	pF	$f_c = 1\text{ MHz}$

## A.C. CHARACTERISTICS

8088:  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$

### 8088 MINIMUM COMPLEXITY SYSTEM TIMING REQUIREMENTS

Symbol	Parameter	Min.	Max.	Units	Test Conditions
TCLCL	CLK Cycle Period	200	500	ns	
TCLCH	CLK Low Time	$(\frac{2}{3}\text{TCLCL}) - 15$		ns	
TCHCL	CLK High Time	$(\frac{1}{3}\text{TCLCL}) + 2$		ns	
TCH1CH2	CLK Rise Time		10	ns	From 1.0V to 3.5V
TCL2CL1	CLK Fall Time		10	ns	From 3.5V to 1.0V
TDVCL	Data In Setup Time	30		ns	
TCLDX	Data In Hold Time	10		ns	
TR1VCL	RDY Setup Time into 8284 (See Notes 1, 2)	35		ns	
TCLR1X	RDY Hold Time into 8284 (See Notes 1, 2)	0		ns	
TRYHCH	READY Setup Time into 8088	$(\frac{2}{3}\text{TCLCL}) - 15$		ns	
TCHRYX	READY Hold Time into 8088	30		ns	
TRYLCL	READY Inactive to CLK (See Note 3)	-8		ns	
THVCH	HOLD Setup Time	35		ns	
TINVCH	INTR, NMI, TEST Setup Time (See Note 2)	30		ns	

### TIMING RESPONSES

Symbol	Parameter	Min.	Max.	Units	Test Conditions
TCLAV	Address Valid Delay	15	110	ns	$C_L = 20\text{-}100\text{ pF}$ for all 8088 Outputs in addition to internal loads
TCLAX	Address Hold Time	10		ns	
TCLAZ	Address Float Delay	TCLAX	80	ns	
TLHLL	ALE Width	TCLCH - 20		ns	
TCLLH	ALE Active Delay		80	ns	
TCHLL	ALE Inactive Delay		85	ns	
TLLAX	Address Hold Time to ALE Inactive	TCHCL - 10		ns	
TCLDV	Data Valid Delay	10	110	ns	
TCHDX	Data Hold Time	10		ns	
TWHDX	Data Hold Time After $\overline{\text{WR}}$	TCLCH - 30		ns	
TCVCTV	Control Active Delay 1	10	110	ns	
TCHCTV	Control Active Delay 2	10	110	ns	
TCVCTX	Control Inactive Delay	10	110	ns	
TAZRL	Address Float to READ Active	0		ns	
TCLRRL	$\overline{\text{RD}}$ Active Delay	10	165	ns	
TCLRHL	$\overline{\text{RD}}$ Inactive Delay	10	150	ns	
TRHAV	$\overline{\text{RD}}$ Inactive to Next Address Active	TCLCL - 45		ns	
TCLHAV	HLDA Valid Delay	10	160	ns	
TRLRH	$\overline{\text{RD}}$ Width	2TCLCL - 75		ns	
TWLWH	$\overline{\text{WR}}$ Width	2TCLCL - 60		ns	
TAVAL	Address Valid to ALE Low	TCLCH - 60		ns	

- NOTES:**
- Signal at 8284 shown for reference only.
  - Setup requirement for asynchronous signal only to guarantee recognition at next CLK.
  - Applies only to T2 state (8 ns into T3 state).

